Sandisk logo

Principal Engineer, VLSI Design Engineering (SOC Verification, System Verilog, UVM)

Sandisk 🇮🇳 Bengaluru, Bangalore North, India

Onsite Full-time Senior

The role involves leading the development of test plans, tests, and verification infrastructure for complex IP/Sub-Systems or major SoC deliverables, requiring the creation of verification environments using the UVM methodology. Responsibilities also include driving functional coverage closure, developing System Verilog Assertions, and actively debugging failures by interacting with other teams.

Responsibilities

  • Lead and develop test plans, tests, and verification infrastructure for complex IP/Sub-System or lead major deliverables for SoC
  • Create verification environment using UVM methodology
  • Drive functional coverage driven verification closure
  • Work with architects, designers, and post-silicon teams
  • Hands-on contributions to SVA development like coding, porting, and maintaining System Verilog Assertions

Requirements

  • 8+ Years of relevant Logic Verification experience
  • Able to lead and develop test plans, tests, and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoC
  • Proficiency in Computer Science fundamentals - object-oriented design, data structures, algorithms, design, problem-solving, and complexity analysis
  • Basic knowledge of C, C++, SystemC, Perl, Python, TCL, Shell

Benefits

  • Opportunities for professional growth and development
  • Collaborative and dynamic work environment
  • Comprehensive benefits package

Key Skills

Proficiency in Computer Science fundamentals - object-oriented design, data structures, algorithms, design, problem-solving, and complexity analysis Basic knowledge of C, C++, SystemC, Perl, Python, TCL, Shell Functional Verification: Unit/Sub-system/SOC level verification experience Experience in leading verification closure of complex IP/SOC for at least one project Exposure to industry standard verification tools for simulation and debug RTL & Gate Level Simulations Proficiency in Verilog, System Verilog & Assertions, UVM, and Functional Coverage Good debugging and problem-solving skills Good communication skills and ability, desire to work as a team player

About Sandisk

For the ones who keep going. Don't Stop. Sandisk has been expanding the possibilities of data storage for more than 25 years—giving businesses and consumers the peace of mind that comes from knowing their data is readily available and reliable, even in the most challenging environments. Our products are used in the world's leading-edge data centers, embedded in game-changing smartphones, tablets, and laptops, and entrusted by consumers around the world. As a vertically-integrated storage solution company, we are able to quickly deliver innovative, high-quality solutions with less time from research to realization. From mobile devices to hyperscale data centers, Sandisk storage solutions make the incredible possible. If you’re interested in joining our team of innovators and industry influencers and to help shape the future of digital technology with a leading provider of flash memory storage solutions, check out our current openings and connect with us today.

BEFORE YOU APPLY

Make sure your resume makes it through AI screening
Most resumes get filtered by AI before a human sees them.

Scan your resume

Upload your resume

Never miss similar opportunities 🔔

Get notified when new design engineering jobs that match your preferences become available. Set up personalized job alerts to stay ahead of the competition.