Design jobs at Sandisk
Explore current design job openings and career opportunities at Sandisk
Staff Engineer, system design engineering
🇺🇸 Milpitas, California, United States of America
Sandisk 🇺🇸 Milpitas, California, United States of America
Design and implement comprehensive benchmark tests for AI infrastructure platforms, including GPU systems and rack-scale deployments. Analyze performance bottlenecks across compute, memory, storage, and networking to optimize AI workloads and data pipelines.
Staff Engineer, VLSI Design Engineering (IO Design)
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
Develop high-speed DDR IO solutions for next-generation memory using advanced CMOS technology nodes. This includes designing IO blocks, performing powerbus analysis, and collaborating with cross-functional teams for layout and verification.
[July Onwards Intake] Internship - Product Design Engineering
🇲🇾 14110 Batu Kawan, Penang, Malaysia
Sandisk 🇲🇾 14110 Batu Kawan, Penang, Malaysia
Assist engineers in Memory (NAND) and Platform (SSD) test development activities for New Product Introduction (NPI). This includes designing functional product test plans, developing automation tools using scripting languages, and troubleshooting systems and equipment.
Internship - Product Design Engineering
🇲🇾 14110 Batu Kawan, Penang, Malaysia
Sandisk 🇲🇾 14110 Batu Kawan, Penang, Malaysia
Assist engineers in Memory (NAND) and Platform (SSD) test development activities for New Product Introduction (NPI). Responsibilities include designing functional product test plans, developing automation tools using scripting languages, and troubleshooting systems and equipment.
Stop scrolling. Get matched with roles that fit you. 💎
Upload your resume and let the right roles find you
Engineer, Mechanical Design Engineering (Process)
🇲🇾 14110 Batu Kawan, Penang, Malaysia
Sandisk 🇲🇾 14110 Batu Kawan, Penang, Malaysia
The engineer will develop, characterize, validate, and verify new process development for NPI products, ensuring successful qualification. They will also work closely with the design team to optimize process flow and improve production efficiency.
Engineer, Mechanical Design Engineering (Process)
🇲🇾 14110 Batu Kawan, Penang, Malaysia
Sandisk 🇲🇾 14110 Batu Kawan, Penang, Malaysia
Develop, validate, and verify new process developments for NPI products to optimize flow and reduce variability. Manage sustaining production processes focusing on yield, cycle time, and cost-saving initiatives.
Principal Engineer, VLSI Design Engineering (Verification, NAND, Memory, System Verilog) with 8 to 12 years of experience
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
Lead the development and execution of comprehensive test plans and verification strategies for complex IP blocks and SoC designs. Collaborate across multiple disciplines to ensure design quality and silicon success.
Principal Engineer, VLSI Design Engineering (Verification, NAND, Memory, System Verilog) with 8 to 12 years of experience
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
Lead verification efforts for complex IP blocks and full-chip designs, driving functional verification closure and infrastructure development. Collaborate with cross-functional teams to ensure design quality and mentor junior engineers in verification best practices.
Senior Manager, VLSI Design Engineering ( IO Design (LVCMOS, HVCMOS, DDR, LVDS)) with 15+ Years of experience
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
Lead a team of design engineers in the development of semiconductor solutions, overseeing the entire VLSI design lifecycle from concept to production. Manage project timelines, budgets, and resource allocation while driving innovation in VLSI design techniques.
Senior Manager, VLSI Design Engineering ( IO Design (LVCMOS, HVCMOS, DDR, LVDS)) with 15+ Years of experience
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
Lead a team of IO design engineers to develop next-generation semiconductor solutions from concept through production. Manage project timelines, budgets, and resource allocation while driving innovation in VLSI design techniques.
Technologist, Systems Design Engineering
🇺🇸 Milpitas, California, United States of America
Sandisk 🇺🇸 Milpitas, California, United States of America
You will drive the development and productization of next-generation NAND Interface Mux/Buffer technologies. This includes taking end-to-end technical ownership across architecture definition, implementation, debug, and customer deployment.
Technologist, Systems Design Engineering
🇺🇸 Milpitas, California, United States of America
Sandisk 🇺🇸 Milpitas, California, United States of America
Lead the architecture, design, and productization of next-generation NAND Interface Mux/Buffer technologies for enterprise storage solutions. Take end-to-end ownership of technical implementation, from RTL simulation and firmware bring-up to customer deployment and debug.
Associate Engineer, Systems Design Engineering
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
Develop next-generation solid-state products by delivering design specifications, test objectives, and debugging solutions. Collaborate with cross-functional teams including ASIC, Firmware, and Validation to optimize technical, cost, and schedule tradeoffs.
Principal Engineer, VLSI Design Engineering
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
Lead verification efforts for complex IP blocks and full-chip designs, driving functional verification closure and infrastructure development. Collaborate with cross-functional teams to ensure design quality and mentor junior engineers on best practices.
Technologist, VLSI Design Engineering
🇮🇳 Bengaluru, Bangalore North, India
Sandisk 🇮🇳 Bengaluru, Bangalore North, India
The role involves coding C++ and System C models and creating tests to debug issues within a firmware environment. Additionally, the candidate will validate models using UVM testbenches and mentor junior engineers.