Micron Technology logo

Design jobs at Micron Technology

Explore current design job openings and career opportunities at Micron Technology

1w

MTS, Analog Design Engineering

🇺🇸 Boise, Idaho, United States of America

Design, optimize, and verify block-level analog and mixed-signal circuits for DRAM projects to enhance performance and yield. Collaborate with global teams to bring circuit designs from concept to silicon and mentor junior designers.

Full-timeSenior
View details
1w

MTS, IO Design Engineering

🇺🇸 Boise, Idaho, United States of America

The role involves innovating, designing, optimizing, and verifying high-speed IO and clocking circuits for new DRAM products. The engineer will also develop engineering solutions to address challenges related to circuit performance and timing.

Full-timeSenior
View details
1w

SMTS, IO/Clock Design Engineering

🇺🇸 Boise, Idaho, United States of America

You will be responsible for the architecture, design, development, optimization, verification, and technical support of high-speed IP circuits for DRAM products. This includes defining and innovating high-speed IO and clocking circuits, as well as collaborating with various teams to ensure performance metrics are met.

Full-timeSenior
View details
4w

SMTS, IO/Clock Design Engineering

🇺🇸 Boise, Idaho, United States of America

Responsible for the architecture, design, and verification of high-speed IO and clocking circuits for DRAM memory products. Focuses on optimizing bandwidth, reducing jitter, and collaborating with process integration teams for next-generation nodes.

OnsiteFull-timeSenior
View details

Stop scrolling. Get matched with roles that fit you. 💎

Upload your resume and let the right roles find you

AI job matching mobile app interface
4w

MTS, IO Design Engineering

🇺🇸 Boise, Idaho, United States of America

Design, optimize, and verify high-speed IO and clocking circuits for new DRAM products. Collaborate with cross-functional teams to analyze silicon performance and implement engineering solutions for timing and jitter challenges.

OnsiteFull-timeSenior
View details
1mo

Principal, IO Design Engineering

🇺🇸 Boise, Idaho, United States of America

The role involves designing, optimizing, and verifying high-speed IO and clocking circuits for DRAM memory products. Responsibilities include developing simulation methodologies and collaborating with process integration teams to enhance circuit performance on new process nodes.

Onsite$140,000 - $170,000Full-timeSenior
View details
1mo

Principal, Analog Design Engineering

🇺🇸 Boise, Idaho, United States of America

Design, optimize, and verify block-level analog and mixed-signal circuits for DRAM projects to enhance performance and yield. Collaborate with global teams to bring innovative circuit designs from concept to silicon and provide layout guidance.

Onsite$120,000 - $150,000Full-timeSenior
View details